|
Maxim > 솔루션 > 전송 노드, 액세스 노드, 애드/드롭 멀티플렉서 및 디지털 크로스커넥트
클록 복구
|
|
| 보기 |
제목/부품번호 |
주요 성능 (이점) |
| QV PDF |
DS34T101, DS34T102, DS34T104, DS34T108, DS34S101, DS34S102, DS34S104, DS34S108 EV 킷
DS34T108DK
| |
| QV PDF |
1/2/4/8채널 TDM-Over-Packet 칩
DS34T101, DS34T102, DS34T104, DS34T108
| 최대 8개 E1/T1 포트를 위한 패킷 스위치드 네트워크에서 CESoPSN, SAToP 및 TDMoIP 전송 지원 |
| QV PDF |
Stratum 2/3E/3 타이밍 카드 IC
DS3101
| SONET/SDH Stratum 3/3E 규격 만족 타이밍 카드 IC |
| QV PDF |
Stratum 2/3E 타이밍 카드 IC
DS3100
| 단일 IC에 완벽한 SONET/SDH 타이밍 카드 기능 내장 |
| QV PDF |
T1/E1/J1/64KCC BITS 소자
DS26504
| |
| QV PDF |
쿼드 T1/E1/J1 트랜시버
DS21455, DS21458
| 업계 최초의 4포트 트랜시버로 외부 부품 변경 없이 모든 T1, E1, J1 표준으로 스위칭 |
| QV PDF |
E1 쿼드 트랜시버
DS21Q58
| |
| QV PDF |
E1 쿼드 트랜시버
DS21Q59
| |
| QV PDF |
3.3V E1/T1/J1 쿼드 라인 인터페이스
DS21448
| 단거리 및 장거리 애플리케이션을 위한 3.3V E1/T1/J1 쿼드 라인 인터페이스 유닛 |
| QV PDF |
고성능 데모 킷 마더보드
DK2000
| |
| QV PDF |
초소형의 저전력 2.5Gbps/2.7Gbps 클록 복구 및 데이터 리타이밍 IC
MAX3873A
| |
| QV PDF |
쿼드 E1 트랜시버
DS21Q50
| 4개의 E1 라인에 연결하기 위해 필요한 모든 기능을 가지고 있는 E1 쿼드 트랜시버 |
| QV PDF |
622Mbps, 리미팅 앰프가 내장된 3.3V 클록 복구 및 데이터 리타이밍 IC
MAX3676
| 고성능, 저전력 622Mbps CDR |
| Key Specifications:
Clock and Data Recovery |
| Part Number |
Functions |
Target Operating Range (Gbps) |
Min. Data Rate (Mbps) |
Max. Data Rate (Mbps) |
Multirate |
Supply Voltage (V) |
Typ. Supply Current (mA) |
I/O Type |
Input Sens. (mV) |
Package |
Operating Temp. Range (°C) |
|
MAX3873A
|
|
1 to 4.5
|
2488
|
2670
|
Yes
|
3.3
|
79
|
CML
|
50
|
QFN/20
TQFN/20
|
-40 to +85
|
|
MAX3676
|
|
<1
|
622
|
622
|
No
|
3.3
5
|
65
|
PECL
|
-
|
TQFP/32
|
-40 to +85
|
| See All Clock and Data Recovery (8) |
| Key Specifications:
T/E Carrier & Packetized Products |
| Part Number |
Transmission Standard |
Functions |
Number of Channels |
Input to Output Clocks (MHz) |
Supply Voltage (V) |
EV-Kit |
Package |
Smallest Available Package (max w/pins) (mm2) |
|
DS26504
|
64kHz - G.703 II.2 Japanese 6312kHz Clock
64kHz - G.703 II.1 Japanese 64kHz Clock
64kHz Composite Clock - G.703 Level B
64kHz Composite Clock - G.703 Level A
64kHz Composite Clock - GR378
T1/E1/J1
|
|
1
|
0.008
0.064
1.544
2.048
6.312
19.44
|
3.3
|
Yes
|
LQFP/64
|
149
|
|
DS21455
|
T1/E1/J1
|
|
4
|
-
|
3.3
|
-
|
0/0
|
-
|
|
DS21458
|
T1/E1/J1
|
|
4
|
-
|
3.3
|
Yes
|
CSBGA/256
|
289
|
|
DK2000
|
ATM
E1
STS-1
T1/E1/J1
T1/J1
T3/E3
|
-
|
-
|
-
|
3.3
5
|
-
|
See Data Sheet
|
-
|
|
DS21448
|
T1/E1/J1
|
|
4
|
-
|
3.3
|
Yes
|
LQFP/128
TEPBGA/144
|
289
|
|
DS21Q58
|
E1
|
|
4
|
-
|
3.3
|
-
|
LQFP/100
|
262
|
|
DS21Q59
|
E1
|
|
4
|
-
|
3.3
|
Yes
|
LQFP/100
|
262
|
|
DS21Q50
|
E1
|
|
4
|
-
|
3.3
|
-
|
LQFP/100
|
262
|
| See All T/E Carrier & Packetized Products (102) |
| Key Specifications:
TDM-Over-Packet |
| Part Number |
Number of Integrated T1/E1 LIU+Framer |
Number of T1/E1/Serial Streams |
Number of T3/E3, STS-1 Serial Ports |
Mapping Methods |
PSN Encapsulation Protocols |
10/100 MAC Interface |
Processor Interface |
Package |
|
DS34T101
NEW!
|
1
|
1
|
1
|
AAL1
CESoPSN
HDLC
SAToP
Structured
Structured with CSA
TDMoIP
Unstructured
|
L2TPv3 (IPv4, IPv6)
MEF-8
MPLS
RTP
UDP (IPv4, IPv6)
|
MII
RMII
SSMII
|
16-Bit
32-Bit
SPI
|
0/0
|
|
DS34T102
NEW!
|
2
|
2
|
1
|
AAL1
CESoPSN
HDLC
SAToP
Structured
Structured with CSA
TDMoIP
Unstructured
|
L2TPv3 (IPv4, IPv6)
MEF-8
MPLS
RTP
UDP (IPv4, IPv6)
|
MII
RMII
SSMII
|
16-Bit
32-Bit
SPI
|
0/0
|
|
DS34T104
NEW!
|
4
|
4
|
1
|
AAL1
CESoPSN
HDLC
SAToP
Structured
Structured with CSA
TDMoIP
Unstructured
|
L2TPv3 (IPv4, IPv6)
MEF-8
MPLS
RTP
UDP (IPv4, IPv6)
|
MII
RMII
SSMII
|
16-Bit
32-Bit
SPI
|
0/0
|
|
DS34T108
NEW!
|
8
|
8
|
1
|
AAL1
CESoPSN
HDLC
SAToP
Structured
Structured with CSA
TDMoIP
Unstructured
|
L2TPv3 (IPv4, IPv6)
MEF-8
MPLS
RTP
UDP (IPv4, IPv6)
|
MII
RMII
SSMII
|
16-Bit
32-Bit
SPI
|
0/0
|
| See All TDM-Over-Packet (8) |
| Key Specifications:
Timing Card and Line Card ICs |
| Part Number |
Number of Independent DPLLs |
Number of Input Clocks |
Number of Differential Input Clocks |
Number of Output Clocks |
Number of Differential Output Clocks |
Input Clock Frequencies |
Output Clock Frequencies |
Number of DS1/E1/J1 Receivers |
Number of DS1/E1/J1 Transmitters |
Minimum DPLL Bandwidth (Hz) |
Maximum DPLL Bandwidth (Hz) |
|
DS3100
|
2
|
14
|
2
|
11
|
3
|
2kHz and 4kHz
N x 19.44MHz
N x 8kHz up to 155.52MHz
N x DS1
N x E1
|
2kHz
6.48MHz
8kHz
25.00MHz
51.84MHz
62.5MHz
125.00MHz
155.52MHz
311.04MHz
DS3
E3
N x 19.44MHz
N x DS1
N x DS2
N x E1
|
2
|
2
|
0.0005
|
70
|
|
DS3101
|
2
|
14
|
2
|
11
|
3
|
2kHz and 4kHz
N x 19.44MHz
N x 8kHz up to 155.52MHz
N x DS1
N x E1
|
2kHz
6.48MHz
8kHz
25.00MHz
51.84MHz
62.5MHz
125.00MHz
155.52MHz
311.04MHz
DS3
E3
N x 19.44MHz
N x DS1
N x DS2
N x E1
|
0
|
0
|
0.0005
|
70
|
| See All Timing Card and Line Card ICs (6) |
|
|
