ENGLISH 简体中文 日本語 한국어  

    로그인 | 회원가입 


   
 
키워드나 부품번호를 입력해주세요    



DS21352, DS21552
3.3V DS21352 및 5V DS21552 T1 단일 칩 트랜시버


  QuickView     기술 자료     주문 정보     추가 정보     사용자 의견 (0)     전체  
상태
구매 가능: 생산 중

제품 설명
전체 데이터 시트 (PDF, 1.1MB)
English Download this datasheet in PDF format다운로드
The DS21352/552 T1 single chip transceiver contains all of the necessary functions for connection to T1 lines whether they are DS1 long haul or DSX-1 short haul. The clock recovery circuitry automatically adjusts to T1 lines from 0 feet to over 6000 feet in length. The device can generate both DSX-1 line build outs as well as CSU line build-outs of -7.5dB, -15dB, and -22.5dB. The onboard jitter attenuator (selectable to either 32 bits or 128 bits) can be placed in either the transmit or receive data paths. The framer locates the frame and multiframe boundaries and monitors the data stream for alarms. It is also used for extracting and inserting robbed-bit signaling data and FDL data. The device contains a set of internal registers which the user can access and control the operation of the unit. Quick access via the parallel control port allows a single controller to handle many T1 lines. The device fully meets all of the latest T1 specifications including ANSI T1.403-1995, ANSI T1.231-1993, AT&T TR 62411 (12-90), AT&T TR54016, and ITU G.703, G.704, G.706, G.823, and I.431.

EV 킷 이용 가능:  DS21352DK  

주요기능
  • Complete DS1/ISDN-PRI/J1 transceiver functionality
  • Long and Short haul LIU
  • Crystal-less jitter attenuator
  • Generates DSX-1 and CSU line build-outs
  • HDLC controller with 64-byte buffers Configurable for FDL or DS0 operation
  • Dual two-frame elastic store slip buffers that can connect to asynchronous backplanes up to 8.192MHz
  • 8.192MHz clock output locked to RCLK
  • Interleaving PCM Bus Operation
  • Per-channel loopback and idle code insertion
  • 8-bit parallel control port muxed or nonmuxed buses (Intel or Motorola)
  • Programmable output clocks for Fractional T1
  • Fully independent transmit and receive functionality
  • Generates/detects in-band loop codes from 1 to 8 bits in length including CSU loop codes
  • IEEE 1149.1 JTAG-Boundary Scan
  • Pin compatible with DS2152/54/354/554 SCTs
  • 100-pin LQFP package (14 mm x 14 mm) 3.3V (DS21352) or 5V (DS21552) supply; low power CMOS

Key Specifications:  T/E Carrier & Packetized Products
Part Number Transmission Standard Functions Channels VSUPPLY
(V)
Package/Pins Smallest Available Pckg.
(mm2)
Price
max w/pins See Notes
DS21352  T1/J1 Framer + LIU 1 3.3
CSBGA/100
LQFP/100
100 $16.00 @1k
DS21552  5
LQFP/100
262 $16.00 @1k
모두 보기T/E Carrier & Packetized Products (102)

다이어그램
DS21352, DS21552: Pin Assignment
핀 배치

필요한 것을 찾지 못하셨나요?
  • 익일에 제공되는 애플리케이션 엔지니어의 제품 선택 조언
  • 파라메트릭 검색
  • 애플리케이션 도움말
  •  QuickView   기술 자료   주문 정보   추가 정보  
     제품 설명 
     주요기능 
     애플리케이션/용도 
     주요 사양 
     다이어그램 

     데이터 시트 
     정오표 
     애플리케이션 노트 
     디자인 가이드 
     Engineering Journal 
     신뢰성 보고서 
     소프트웨어/모델 
     EV 킷 

     가격 및 재고 유모 
     샘플 
     온라인 구매 
     패키지 정보 
     Lead-Free 정보 

     관련된 제품군 
     참고 사항 
     EV 킷 

    2000-12-07
    이 페이지는 최근에 변경됨: 2009-10-28


            •         •         •     개인정보보호 정책     •     법적 고지

        Copyright © 2009 by Maxim Integrated Products