ENGLISH 简体中文 日本語 한국어  

MAX9152
800Mbps, LVDS/LVPECL-to-LVDS 2 x 2 크로스포인트 스위치


  QuickView     기술 자료     주문 정보     추가 정보     전체  
제품 설명
전체 데이터 시트 (PDF, 304kB)
English Download this datasheet in PDF format다운로드

he MAX9152 2 x 2 crosspoint switch is designed for applications requiring high speed, low power, and low-noise signal distribution. This device includes two LVDS/LVPECL inputs, two LVDS outputs, and two logic inputs that set the internal connections between differential inputs and outputs.

The MAX9152 can be programmed to connect any input to either or both outputs, allowing it to be used in the following configurations: 2 5 2 crosspoint switch, 2:1 mux, 1:2 demux, 1:2 splitter, or dual repeater. This flexibility makes the MAX9152 ideal for protection switching in fault-tolerant systems, loopback switching for diagnostics, fanout buffering for clock/data distribution, and signal regeneration for communication over extended distances.

Ultra-low 120psPK-PK (max) PRBS jitter ensures reliable communications in high-speed links that are highly sensitive to timing error, especially those incorporating clock-and-data recovery, or serializers and deserializers. The high-speed switching performance guarantees an 800Mbps data rate and less than 50ps (max) skew between channels.

LVDS inputs and outputs are compatible with the TIA/EIA-644 LVDS standard. The LVDS inputs are designed to also accept LVPECL signals directly, and PECL signals with an attenuation network. The LVDS outputs are designed to drive 75Ω or 100Ω loads, and feature a selectable differential output resistance to minimize reflections.

The MAX9152 is available in 16-pin TSSOP and SO packages, and consumes only 109mW while operating from a single +3.3V supply over the -40°C to +85°C temperature range.

주요기능
  • Pin-Programmable Configuration
    • 2 x 2 Crosspoint Switch
    • 2:1 Mux
    • 1:2 Demux
    • 1:2 Splitter
    • Dual Repeater
  • Ultra-Low 120psPK-PK (max) Jitter with 800Mbps, PRBS = 223 -1 Data Pattern
  • Low 50ps (max) Channel-to-Channel Skew
  • 109mW Power Dissipation
  • Compatible with ANSI TIA/EIA-644 LVDS Standard
  • Inputs Accept LVDS/LVPECL Signals
  • LVDS Output Rated for 75Ω and 100Ω Loads
  • Pin-Programmable Differential Output Resistance
  • Pin-Compatible Upgrade to DS90CP22 (SO Package)
  • Available in 16-Pin TSSOP Package (Half the Size of SO)

Key Specifications:   High-Speed Interconnect (Differential Signaling)
Part Number Features Rx Signal Type Tx Signal Type Functions Number of Rx Number of Tx Data Rates (Mbps) Propagation Delay (max) (ps) Supply Voltage (V) Deterministic Jitter (max) (ps pp) Pulse Skew (max) (ps) Channel-to-Channel Skew (max) (ps) Output Transition Time (max) (ps) ESD Protection (±kV) RoHS Available Package Smallest Available Package (max w/pins) (mm2) Price**
MAX9152 
Pin-Programmable Configuration
Pin-Programmable Output Resistance
LVDS
LVPECL
LVDS
Switch
2 2 800 3400 3.3 120 90 50 480 7 Yes SOIC/16
TSSOP/16
33 $3.49 @ 1k
See All High-Speed Interconnect (Differential Signaling) (131)
Notes:
**This pricing is BUDGETARY, for comparing similar parts. Prices are in U.S. dollars and subject to change. Quantity pricing may vary substantially and international prices may differ due to local duties, taxes, fees, and exchange rates. For volume-specific prices and delivery, please see the price and availability page or contact an authorized distributor.

필요한 것을 찾지 못하셨나요?
  • 익일에 제공되는 애플리케이션 엔지니어의 제품 선택 조언
  • 파라메트릭 검색
  • 애플리케이션 도움말
  •  QuickView   기술 자료   주문 정보   추가 정보  
     제품 설명 
     주요기능 
     애플리케이션/용도 
     주요 사양 
     다이어그램 

     데이터 시트 
     애플리케이션 노트 
     디자인 가이드 
     Engineering Journal 
     신뢰성 보고서 
     소프트웨어/모델 
     EV 킷 

     가격 및 재고 유모 
     샘플 
     온라인 구매 
     패키지 정보 
     Lead-Free 정보 

     관련된 제품군 
     노트 및 코맨트 
     EV 킷 

    문서 레퍼런스 19-2003; 개정판 0; 2001-06-01
    이 페이지는 최근에 변경됨: 2007-07-24



          개인정보보호 정책    법적 고지

          Copyright © 2008 by Maxim Integrated Products, Dallas Semiconductor


    ">