ENGLISH 简体中文 日本語 한국어  

    로그인 | 회원가입 


   
 
키워드나 부품번호를 입력해주세요    



MAX105
광대역 입력 앰프가 내장된 듀얼, 6비트, 800Msps ADC


  QuickView     기술 자료     주문 정보     추가 정보     사용자 의견 (0)     전체  
상태
구매 가능: 생산 중

제품 설명
전체 데이터 시트 (PDF, 680kB)
English Download this datasheet in PDF format다운로드
The MAX105 is a dual, 6-bit, analog-to-digital converter (ADC) designed to allow fast and precise digitizing of in-phase (I) and quadrature (Q) baseband signals. The MAX105 converts the analog signals of both I and Q components to digital outputs at 800Msps while achieving a signal-to-noise ratio (SNR) of typically 37dB with an input frequency of 200MHz, and an integral nonlinearity (INL) and differential nonlinearity (DNL) of ±0.25 LSB. The MAX105 analog input preamplifiers feature a 400MHz, -0.5dB, and a 1.5GHz, -3dB analog input bandwidth. Matching channel-to-channel performance is typically 0.04dB gain, 0.1LSB offset, and 0.2 degrees phase. Dynamic performance is 36.4dB signal-to-noise plus distortion (SINAD) with a 200MHz analog input signal and a sampling speed of 800MHz. A fully differential comparator design and encoding circuits reduce out-of-sequence errors, and ensure excellent metastable performance of only one error per 1016 clock cycles.

In addition, the MAX105 provides LVDS digital outputs with an internal 6:12 demultiplexer that reduces the output data rate to one-half the sample clock rate. Data is output in two's complement format. The MAX105 operates from a +5V analog supply and the LVDS output ports operate at +3.3V. The data converter's typical power dissipation is 2.6W. The device is packaged in an 80-pin, TQFP package with exposed paddle, and is specified for the extended (-40° C to +85°C) temperature range. For a lower-speed, 400Msps version of the MAX105, please refer to the MAX107 data sheet.

EV 킷 이용 가능:  MAX105EVKIT  

주요기능   애플리케이션/용도
  • Two Matched 6-Bit, 800Msps ADCs
  • Excellent Dynamic Performance
    • 36.4dB SINAD at fIN ≈ 200MHz and
    • fCLK ≈ 800MHz
  • Typical INL and DNL: ±0.25 LSB
  • Channel-to-Channel Phase Matching: ±0.2°
  • Channel-to-Channel Gain Matching: ±0.04dB
  • 6:12 Demultiplexer reduces the Data Rates to 400MHz
  • Low Error Rate: 1016 Metastable States at 800Msps
  • LVDS Digital Outputs in Two's Complement Format

 
  • 통신 시스템
  • 시험 계측
  • VSAT 수신기
  • 무선 LAN

    Key Specifications:  High-Speed ADCs (> 5Msps)
    Part Number Input Chan. Resolution
    (bits)
    Sample Rate
    (Msps)
    AC Specs
    (MHz)
    SFDR
    (dBc)
    ENOB
    (bits)
    SINAD
    (dB)
    SNR
    (dB)
    THD
    (dB)
    INL
    (±LSB)
    DNL
    (±LSB)
    Full Pwr. BW
    (MHz)
    ICC
    (mA)
    Data Bus Interface Smallest Available Pckg.
    (mm2)
    Price
    max ≥ @ fIN min min min min min typ max w/pins See Notes
    MAX105  2 6 800 200 45 5.8 36.4 37 -44.5 0.2 0.25 400 650
    µP/8
    Demuxed
    LVPECL
    196 $35.95 @1k
    모두 보기High-Speed ADCs (> 5Msps) (77)

    다이어그램
    MAX105: Pin Configuration
    핀 구성

    필요한 것을 찾지 못하셨나요?
  • 익일에 제공되는 애플리케이션 엔지니어의 제품 선택 조언
  • 파라메트릭 검색
  • 애플리케이션 도움말
  •  QuickView   기술 자료   주문 정보   추가 정보  
     제품 설명 
     주요기능 
     애플리케이션/용도 
     주요 사양 
     다이어그램 

     데이터 시트 
     애플리케이션 노트 
     디자인 가이드 
     Engineering Journal 
     신뢰성 보고서 
     소프트웨어/모델 
     EV 킷 

     가격 및 재고 유모 
     샘플 
     온라인 구매 
     패키지 정보 
     Lead-Free 정보 

     관련된 제품군 
     참고 사항 
     EV 킷 

    문서 레퍼런스 19-2006; 개정판 0; 2001-05-30
    이 페이지는 최근에 변경됨: 2009-11-06


            •         •         •     개인정보보호 정책     •     법적 고지

        Copyright © 2009 by Maxim Integrated Products