Abstract: This application note describes using delay lines to correct system timing or "skew" of phased signals such as data and clock signals. Skew can be caused by signal delays in the signal path or inherent incompatibilities between system integrated circuits.
In systems with distributed clocks, great care is taken to ensure phase integrity through clock distribution
trees. In cases where both long and short clock runs are needed, a similar configuration to the one above can
be used to delay clocks taking short routes relative to those taking longer routes.
Note in this example that two successive tap outputs are used to feed the clock drivers, not the master clock
and the first tap. This is because smaller delays are available tap-to-tap than from input to Tap 1, (e.g., down
to 2ns for the DS1004). The smallest input to Tap 1 delay in the family is 4ns for the DS1100U-20, which
may be too long unless very long runs are experienced.
의견을 보내주세요! 위 내용이 도움이 되셨나요? 여러분의 의견을 기다립니다 — Maxim은 보내주신 정정이나 제안사항을 반영하고 있습니다.
이 페이지를 평가하고 의견을 보내주십시오.
다운로드, PDF 형식
