ENGLISH 简体中文 日本語 한국어  

    로그인 | 회원가입 


   
 
키워드나 부품번호를 입력해주세요    




애플리케이션 노트 3406

DS2780 Board Layout to Minimize Current Measurement Offset Error

Abstract: DS2780 current measurement offset error is extremely dependent on board layout. The total loop area of the measurement circuit should be minimized to limit the effects of inductance on measurement offset.

Introduction

As with any coulomb-counting IC, proper board layout is important for maintaining accuracy when measuring current. The DS2780 compensates for any current-measurement errors related to gain, but cannot compensate for offset errors. To minimize current-measurement offset error, Dallas Semiconductor recommends circuit designers using the DS2780 follow the layout recommendations in this application note.

Application Circuit

Due to size restrictions in cell packs, components are typically mounted on only one side of the PCB. Also, narrow PCB widths normally limit TSSOP8 packages, like the DS2780, to mounting with package leads in-line with the PCB length. This severely limits component-mounting options. Figure 1 shows the ideal layout for the SNS and VSS traces. The sense resistor should be placed as close as possible to the IC, and the loop area between VSS and SNS should be kept to an absolute minimum to minimize stray inductance between the traces. Sometimes this cannot be accomplished on a single PCB plane. Figure 2 shows the optimum layout if VSS and SNS must be routed through a separate plane. Failure to limit PCB inductance can create A/D offset errors larger than the data sheet specification.

Figure 1. Proper board layout to minimize current-offset error.
Figure 1. Proper board layout to minimize current-offset error.

Figure 2. Proper board layout to on multiple planes.
Figure 2. Proper board layout to on multiple planes.

Summary

The DS2780 cannot adjust for offset error in current measurements caused by VSS impedance or VSS inductance. Circuit boards should be designed to minimize these effects by limiting the closed loop space between the VSS and SNS traces. Errors in gain can be corrected through software trim, so no specific layout rules for gain accuracy are required.


관련 부품  APP 3406: Dec 13, 2004
DS2780 독립형 배터리 게이지 IC 전체 데이터 시트
(PDF, 492kB)
무료 샘플

자동 업데이트
관심 분야의 애플리케이션 노트가 나올 때 자동으로 업데이트를 원하십니까? 그렇다면 EE-Mail™을 신청하십시오.


We Want Your Feedback!



의견을 보내주세요!
위 내용이 도움이 되셨나요?
여러분의 의견을 기다립니다 — Maxim은 보내주신 정정이나 제안사항을 반영하고 있습니다. 이 페이지를 평가하고 의견을 보내주십시오.

 

다운로드, PDF 형식다운로드, PDF 형식 (41kB)
 AN3406, AN 3406, APP3406, Appnote3406, Appnote 3406

        •         •         •     개인정보보호 정책     •     법적 고지

    Copyright © 2009 by Maxim Integrated Products